HP 13220

Processor Module

Manual Part No. 13220-91097

REVISED

APR-03-81

DATA TERMINAL TECHNICAL INFORMATION





Table of Contents

Section	Contents
1	Introduction
2	Operating Parameters
3	Processor Module Functional Description
3.1	Microprocessor Controller
3.2	Datacomm Subsystem
3.3	Keyboard/Printer Subsystem
3.4	Display Subsystem
4	Glossary of Signal Names

HP 13220

Processor Module

Manual Part No. 13220-91097

REVISED

APR-03-81

NOTICE

The information contained in this document is subject to change without notice.

HEWLETT-PACKARD MAKES NO WARRANTY OF ANY KIND WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Hewlett-Packard shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material.

This document contains proprietary information that is protected by copyright. All rights are reserved. No part of this document may be photocopied or reproduced without the prior written consent of Hewlett-Packard Company.

Copyright c 1981 by HEWLETT-PACKARD COMPANY

NOTE: This document is part of the 262XX DATA TERMINAL product series Technical Information Package (HP 13220).

Table of Contents

Section	Contents
1	Introduction
2	Operating Parameters
3	Processor Module Functional Description
3.1	Microprocessor Controller
3.2	Datacomm Subsystem
3.3	Keyboard/Printer Subsystem
3.4	Display Subsystem
4	Glossary of Signal Names

1.0 INTRODUCTION

This document describes the operation of the 02620-60097 processor module. This module is used in the HP 2624A and the HP 2624B data terminals. Section 2 lists operating parameters and connector information. A functional description is given in section 3, and section 4 contains a glossary of the signal names used in the module. A parts list, timing diagram, schematic diagrams, and components location diagram follow section 4.

2.0 OPERATING PARAMETERS.

A summary of operating parameters for the Processor Module is contained in tables 1.0 through 4.0

Table 1.0 Physical Parameters

::	: ::: ::: ::: ::: ::: ::: ::: ::: :::		=======================================	===	==:	===	=== ==		:::: ::	=======================================	===
ļ	Part I	1	l Si	z e	(<u>L</u>	x W	x	D)	1	Weight	1
ı	Number I	Nomenclature	+	/0	. 1	Inc	hes		1 ((Pounds)	1
١			======	===	==:	====	===	======	=		ı
ı	1	ļ	1						1		1
1			1						١		ļ
i	02620-60097	Processor PCA	1 14	. 3	X	10.9	х	0.5	l	1.4	١
1	1		1						١		1
١	.		ì						ı		1
١	1	l	ţ						ł		ı

Table 2.0 Reliability and Environmental Information

Table 3.0 Power Supply Requirements - Measured (At +/-5% Unless Otherwise Specified)

 +16 Volt Supply 	 +12 Volt Supply 	 +5 Volt Supply 	-12 Volt Supply
1 @ 0 mA	1 @ 500 mA	1 @ 3 A I	@ 70 mA
I NOT APPLICABLE	1	i i	1
1	_		!
! 115 vo	lts ac	220 vol	ts ac !
	A	6	A
I NOT APP	LICABLE	NOT APPL	ICABLE I

Table 4.0 Connector Information

1000 ppm 2000 1001 0000 page 2000 page 3000 ppm 2001 apm 2001 type 1000 ppm	labie 4.0	U CONNECTOR INFORMATION
Connector and Pin No.	Signal	Signal Description
J J 1		** PRINTER **
	PSEL.	Negative True, Printer Select
-2	PWR FAIL	Negative True, Power Failing
1 -3 1 -4	I PWR I I PCNTL1	Negative True, Printer Write Printer Control 1
-5	I FLAG	Negative True, Acknowledge Flag
 -6	DATA 0	LSB - Negative True, Data
-7	DATA 1	
! !8	DATA 2	
· -9	I DATA 3	
-10	DATA 4	
-11	I DATA 5	
1 -12	DATA 6	
-13 -14		MSB - Negative True, Data Printer ID
-15	I PRD I	Negative True, Printer Read
-16 -17 -18	I PCNTLO I	Negative True, Printer Interrupt
1 -19 1 -20		
-21	I +5V I	"
1 -22 1 -23		Power Return
1 -24		į į
1 -25		H
-26	I GND I	"

Table 4.0 Connector Information (Cont'd)

I Connector	l Signal	Signal
l and Pin No.	-	Description
	======================================	
I J2	l	I ** POWER SUPPLY **
l Pin -1	I +5V	l +5V Power
1 -2	l	I, N/C
1 -3	l +5V	1 +5V Power
!4	I +12V	+12V Power
1 -5	I GND	I Return for Power I
1 -6	I GND	Return for Power
1		<u> </u>
1 -7	PWR FAIL	Negative True, Power Failing
l8	1 -12V	-12V Power
	BATTERY	Positive Battery Terminal
10	BATRET	Negative Battery Terminal
J3		I ** SWEEP **
1	•	^^ Jw ^^
Pin -1	HLFBRT	Negative true, Half Bright Video
1 -2		N/C
-3	RETURN	Return for half bright
i		
i4	FULLBRT	Negative true, Full Bright Video
-5	RETURN	Return for Video
16	RETURN	Return for Drive signals
1		
I -7	I VERDR I	Negative True, Vertical Drive
-8	HORDR	Horizontal Drive
**** **** **** **** **** **** **** ****		
I J4	1	** KEYBOARD **
Pin -1	KEYA0	Key Data (LSB)
	KEYA1	Key Data
	KEYA2	Key Data
1 -4 1	KEYA3	Key Data
-5 1	KEYA4	Key Data
-6		N/C
1 -7 1	KEYA5	Key Data
-8 1	KEYA6	Key Data (MSB)
1		
-9 1	KEYACT I	Key Active (Status of key selected)
1 -10		Power Return
11		Bell_Line
-12		+5v Power
I -13 to -16 I		N/C I

Table 4.0 Connector Information (Cont'd)

	: :: ::: :: ::: ::: :: ::: ::: ::: ::: ::: ::: ::: :	
Connector	Signal	Signal
l and pin No.	-	1 Description 1
======================================	=======================================	=== =================================
I J5		I ** DATA COMM ** I
		I N/C I
-2 1	SD (BA)	Send Data
-3	RD (BB)	Receive Data
4	RS (CA)	I Request to Send !
-5	CS (CB)	Clear to Send
1 -6 1	DM (CC)	I Data Mode -
I -7 !	SG	I Signal Ground I
1 -8 1	RR (CF)	l Receiver Ready l
19		1 N/C 1
I 10 I		1 N/C 1
11		I N/C I
1 -12	OCR2 (SCF)	1
1 -13		1 N/C 1
I -14 I		1 N/C 1
-15		1 N/C 1
116		I N/C I
1 -17		I N/C
1 -18		1 N/C 1
-19		
-20 1		Terminal Ready -
-21		I N/C
-22		Optional Control Receiver 1
-23		Optional Control Driver 1
-24		I N/C
1 -25 1		I N/C 1
	: *** *** *** *** *** *** *** *** *** *	

Table 4.0 Connector Information (Cont'd)

Connector	l Signal	Signal
l and pin No. I	Name	Description
		· ·
Јб		I ** DATA COMM **
Pin -1	OCD4	Optional Control Driver 4
1 -2 1		I N/C
-3		I N/C
-4	•	1 N/C 1
-5 I		I N/C
6	 	I N/C I
-7 I I -8 I	TT (DA)	Terminal Timing
-6	י מרטיו	· · · · · · · · · · · · · · · · · · ·
	10 10 10 A	Optional Control Receiver 1
11 11		
-12		Send Data
I -13 I		I Request to Send
1 -14		I Terminal Ready
i -15 i		Optional Control Driver 2
i -16 to -22 i		I N/C
I -23 I		Signal Ground
1 -24 1		I N/C
l -25 I		I N/C
1 -26 1	OCD3	Optional Control Driver 3
1 -27 to -34 l		I N/C
-35	+5V	1
-36 I	+5V	1
I -37 I	GND	Logic Ground
-38 I		Logic Ground
1 -39 1		l Logic Ground
40		Optional Control Driver 1
1 -41		Send Timing
-42 1		Receive Data
l -43 l		Receive Timing
44		Clear to Send
I45 I		Data Mode
146 1		Receiver Ready
-47 -48		Optional Control Receiver 2
1 -48 I -49 I		Signal Ground
1 -49 I 1 -50 I	TTL X8 CLK	TTL Level Times 8 Clock
1 UC-	IIL AIG ULK	TTL Level Times 16 Clock

3.0 PROCESSOR MODULE FUNCTIONAL DESCRIPTION

The 02620-60097 (02620-60053) Processor Module is logically divided into four sections: the microprocessor controller, the datacomm subsystem, the keyboard/printer subsystem, and the display subsystem. Each subsystem will be described in detail in the following sections of this document. Throughout this document, refer to the block diagram, the schematic, the timing diagram, the component location diagram, and the parts list.

3.1 Microprocessor Controller

3.1.1 The main processor for the terminal is the Z80A-CPU (U714). It processes data that is obtained from and sent to the other subsystems. A memory map is shown below.

Address Range	Bank 1	Bank 2
0000-1FFF 2000-3FFF	ROMO (U912) ROM1 (U914)	ROMA (U911) ROMB (U916)
4000-5FFF 6000-7FFF 6000-60FF	ROM2 (U913) ROM3 (U915)	ROMC (U917) CMOS RAM (U713)
000 0011	•	ent of Bank
8000-BFFF C000-FFFF		41-48) 5158)

There are two banks of memory in the lower 32K of the address range. Selection of banks is made through the selftest register, U515. (See I/O address map below). The main microprocessor code for the terminal is stored in five 8K byte ROMs (ROMO-3 in bank 1 and ROMA in bank 2). However, to provide for expansion, there is space for two more ROMs in bank 2 (ROMB-C). The ROMs are addressed by lines BA12-BA0. Address lines BA13, BA14 and signal BANK2 are the inputs to a 3 to 8 decoder (U813) that selects which ROM will be enabled. The 10K pull-up resistor on ROM data line D4 is used in checking for the presence of the ROMs.

retention.

3.1.2

- The 256 by 4 CMOS RAM is used to store the terminal and datacomm port configurations. Battery power for the CMOS RAM is provided when power fails or when the terminal is powered down. A 4.2V mercury or 3.2V lithium battery supplies the back-up power. The terminal's +5V supply and the battery are diode isolated to ensure battery usage only when the terminal power is off. The emitter follower circuit is used to The PDWN line is held control the chip enable line of the CMOS RAM. below 0.2V until PFAIL becomes false. U215 is driven by PFAIL; this PDWN is not used to drive resets the CPU and other logic on power-up. the inverter because input circuits of TTL gates may pull PDWN above
- 3.1.3 Eight 16K by 1 dynamic RAMs comprise display memory and program workspace. Another 16k bytes of RAM are available as an option. Either the processor or display subsystem may access display RAM. Control of

the address bus for display RAM is determined by MUXB and MUXB. scan lines 0, 4, and 8, the display subsystem has control of the address bus (See section on the display subsystem). Shift registers U91 and U81 and the associated logic create the RAS and CAS signals used by MUXA (multiplex address) controls the RAM address

0.2V, which violates the CMOS RAM chip enable specifications for data

VBUSY and ZBUSY ensure that the address multiplexers do multiplexers. not switch between video and processor access during a RAM access This is done by controlling the clear and preset inputs of MUXB's latch (U94). The direction of data through U59, a tristate octal bus transceiver, is controlled by Z2RAM (Z80Ã-CPU to RAM). U59 is tristated when the display subsystem is accessing RAM.

WE, write enable, is a combination of CAS, Z2RAM, and ZBUSY.

The RAS, MUXA, and CAS signals needed to address RAM are generated at 3.1.3.1 one dot time separation by U81. The input to U81 consists of the logical OR (U72) of LBC, for video display memory accesses (DMA), and ZBUSY, for Z80A-CPU accesses. LBC, which runs at a character rate, initiates and terminates successive video accesses, except for the

> first character of a line. Since RAS, MUXA, and CAS follow the falling edge of LBC, an additional falling edge is needed for the first character of a line. U91 (clocked on the negative edge of LCG) generates this first edge by delaying LRC by 3 character times. LRC end term-

> inates RAS and CAS for the last character of a line. These edges are combined with LBC to obtain the input to U81 (See figure 5).

Figure 6 shows how RAS, MUXA, and CAS are generated by U81. RAS is taken from Qc, MUXA is taken from Qd, and CAS is taken from Q of U64. Both U81 and U64 are clocked by DRC. Thus RAS, MUXA, and CAS are time delayed images of LBC. RAS is delayed by 3 dot times, MUXA by 4 dot times, and CAS by 5 dot times. DMALATCH (output Qa of U81) is inverted through U17 to clock video data in U49 during DMA. DMALATCH is LBC delayed by one dot time. Thus the falling edge of LBC clocks U49.

Z80A-CPU accesses are initiated through ZBUSY, which is a combination of MREQ, BA15, and MUX: (ZUBUSY indicates the Z80A-CPU has access to RAM). Figure 7 shows how U81 generates RAS, MUXA, and CAS. Note that CAS is raised before RAS by U81 pulling the preset of U64.

3.1.4 The Z80A-CPU processor operates with a 3.6816 MHz clock (PHI) resulting in a 271.6 ns cycle time. The clock frequency is derived from DFREQ, a 25.7715 MHz signal from the display subsystem. DFREQ is divided by 7 using a 4 bit binary counter (U513). The resulting waveform is shaped by R31 and C84 to obtain a 50% duty cycle. In order to ensure a logic level of Vcc-0.6 volts and a sufficiently fast rise time, the active pull-up provided by Q5 is used.

The BUSREQ, BUSACK, and HALT signals are not used, so BUSACK and HALT are not connected and BUSREQ is pulled high through R47.

3.1.4.1 Wait states for the Z80A-CPU are generated by U213, U214, and U317 on M1 cycles (opcode fetches) and CMOS accesses because the ROM and CMOS RAM access times are slower than the normal Z80A-CPU cycles. The WAIT signal also synchronizes the operation of the Z80A-CPU with that of the CRT controller DMA by suspending the Z80A-CPU during DMAs. (See section 3.4.3.3)

- 3.1.4.2 Because the Z80A-CPU has limited drive capabilities, the address and data busses are buffered using tristate gates (U711 and U712). Data lines from the ROMs are buffered by U715. Address bits A8 through A15 are buffered and latched in U712. This is necessary because glitches
 - in RAM can occur if the bank is switched while RAS is active. This could happen when the Z80A-CPU is executing instructions from RAM because MEMR and the address are removed at the same time in M1 cycles (opcode fetches). Since RAS is active for several dot times after MEMR is raised (U81 is clocked by DRC), short RAS signals could be applied to one bank of RAM if a switch to that bank were made before RAS was raised. To prevent this problem, ADDRLATCH (the OR of U81 Qd and MUXB) is active (low) whenever the Z80A-CPU address bus has RAM access, or
- 3.1.5 There are eight I/O devices that the Z80A-CPU communicates with. The Z80A-CPU I/O addressing scheme decodes the three most significant I/O address bits, A7-A5. Each I/O device consists of registers that are decoded by address bits A4-A0. I/O addresses are allocated as follows:

while RAS is active (low).

I/O ADDRESS (HEX)	DEVICE
00	Selftest Register (U515)
20	Keyboard/Printer 8041A data bus buffer (U514)
21	Keyboard/Printer 8041A status register (U514)
40	Video 8041A data bus buffer (U710)
41	Video 8041A status register (U710)
6 0	Interrupt Vector Register (U615)
80	Z80A-SIO/2 Port A data (U716)
81	Z80A-SIO/2 Port B data (U716)
82	Z80A-SIO/2 Port A command (U716)
83	Z80A-SIO/2 Port B command (U716)
A0	Datacomm OCDs (U217, U518, U618, U718)
C 0	Datacomm OCRs (U717, U817)
ΕO	Dual Baud Rate Generator (U516)

The interrupt vector register and the selftest register are described below. The other $\rm I/O$ devices are described in their respective sections.

3.1.5.1 There are three devices capable of interrupting the Z80A-CPU: the video 8041A, the keyboard/printer 8041A, and the Z80A-SIO/2. The interrupt vector register (U615) allows the Z80A-CPU to determine which

device is interrupting at any given time. The interrupt lines (VRDY,

KRDY, and SINT) for the three devices are ORed together (by U315

U415) to
form INT, which is connected to the Z80A's INT input. The
interrupt vector register is polled in the interrupt routine
to see which device has interrupted.

The I/O selector, U216, is disabled when M1 is high and IORQ is low. This condition occurs during an interrupt/acknowledge cycle of the Z80A-CPU. Because this system uses polling to determine which device has interrupted, the selector is disabled during this cycle.

3.1.5.2 The selftest register, U515, is a write only latch that drives the selftests LEDs. The terminal selftest is run each time the terminal is powered on, and it can be run by executing one of the "service keys" functions. The meaning of the LEDs is shown in table 1. The latch also has outputs that: control which bank of firmware ROMs is being

addressed (BANK2), reset the video 8041A on hard reset ($\overline{\text{VRESET}}$), and control the frame rate of the CRT Controller (50/60 Hz).

Table 1
LED DISPLAYED ERRORS

Eri	ror description		or c	ode LEDO
0)	Selftest passed	0	0 0	0 0
1)	Z80A-CPU Processor failure	0	0 0	0 1
2)	RAM functional error	0	0 0	1 0
3)	RAM traveling 1's and 0's test failed	0	0 0	1 1
4)	Video 8041A selftest failed		0 1	0 0
5)	RAM marching 1's and 0's test failed	0	0 1	0 1
6)	Keyboard/Printer 8041A selftest failed	0	0 1	1 0
7)	No character ROM(s)	0	0 1	1 1
8)	Bad firmware ROM 0 (See Note 1)	0	1 0	0 0
9)	CRC error - firmware ROM 0	0	1 0	0 1
10)	Bad firmware ROM 1	0	1 0	1 0
11)	CRC error - firmware ROM 1	0	1 0	1 1
12)	Bad firmware ROM 2	0	1 1	0 0
13)	CRC error - firmware ROM 2		1 1	0 1
14)	Bad firmware ROM 3	0	1 1	1 0
15)	CRC error - firmware ROM 3	0	1 1	1 1
16)	Bad firmware ROM A	1	0 0	0 0
17)	CRC error - firmware ROM A	1	0 0	0 1
18)	Bad firmware ROM B	1	0 0	1 0
19)	CRC error - firmware ROM B	1	0 0	1 1
20)	Bad firmware ROM C	1	0 1	0 0
21)	CRC error - firmware ROM C	1	0 1	0 1
22)	Integral printer error	1	0 1	1 0
23)	CRC error CMOS RAM	1	0 1	1 1
24)	RAM error - nondestructive test	1	1 0	0 0
25)	CRC error character ROM 0	1	1 0	0 1
26)	CRC error - character ROM 1	1	1 0	1 0
27)	Port 1 error	1	1 0	1 1
28)	Port 2 error	1	1 1	0 0
29)	Undefined	1	1 1	0 1
30)	Undefined		1 1	1 0
31)	Selftest not run	1	1 1	1 1

- NOTE 1: Bad firmware can be: bad ID, wrong configuration address, or no ROM)
- NOTE 2: The error codes are binary, 1=LED on, 0=LED off. The LEDs are placed on the processor board with the most significant bit being LED4, and the least significant bit being LED0. LED0 is nearest to the rear edge of the board, where the datacomm and keyboard ports are located.

3.2 DATACOMM SUBSYSTEM

3.2.1 The datacomm interface consists of a Z80A-SIO/2 (a two channel asynchronous/synchronous communications chip), an I/O write only latch (U517) for Optional Control Drivers (OCDs), and buffers (U811) for Optional Control Receivers (OCRs). The Z80A-SIO/2 performs serial-to-parallel and parallel-to-serial data conversion for receiving and transmitting, performs parity checking/generating, and detects framing errors. Channel A is used for port 1 (J-6) and channel B is used for port 2 (J-5). The Z80A-SIO/2 contains a three byte receive buffer and a one byte transmit buffer. Clock selection for port 1 is effected by U815 and follows the truth table below. Port 2 uses only an asynchronous x16 clock.

Port 1 Clock Select

S1	S 0	TxCa	RxCa	Usage	
0	0	ST	RT	SYNC	
0	1	x 16	x16	ASYNC	
1	0	ST	ST	CLOCK	input
1	1	Hblnk	Hblnk	TEST	•

The INT line from the Z80A-SIO/2 is latched by an RS flip-flop to ensure that the Z80A-CPU acknowledges and services datacomm interrupts that may occur. This is necessary because execution of a RETI (return from interrupt) instruction by the Z80A-CPU will cause the Z80A-SIO/2 to deassert its INT line. If a video interrupt is being serviced when the Z80A-SIO/2 asserts its interrupt, the RETI from the video interrupt would cause the Z80A-SIO/2 to remove its interrupt.

Motorola MC1488 and MC1489 (or equivalent) transmitters and receivers are used on the RS-232-C signal lines and on the OCRs and OCDs in order to meet EIA RS-232-C, CCITT V.28, and CCITT V.24 recommendations.

Baud rates are generated from a Dual Baud Rate Generator (a Motorola K1135B), which is a hybrid circuit containing its own crystal oscillator (base frequency= 5.0688 MHz). Each channel is programmed independently; both channels may operate at any of the internally preprogrammed speeds. The upper nibble of the data byte selects the baud rate for channel B, and channel A's speed is determined by the lower nibble. The supported baud rates are EXT., 110, 134.5, 150, 300, 600, 1200, 1800, 2000, 2400, 3600, 4800, and 9600. The base frequency is buffered to obtain X1 and X2, which are clock signals for the video and keyboard/printer 8041As. One counter of U616 (a dual 4 bit binary counter) is clocked by the base frequency of the baud rate generator to obtain the Terminal Timing and TTLX8 clock signals, which are output on port 1. The other counter of U616 is used by the keyboard/printer subsystem. (See section 3.3.2)

3.3 KEYBOARD/INTEGRAL PRINTER SUBSYSTEM

3.3.1 The Keyboard/Printer Interface is controlled by an 8041A slave microprocessor (U514). The 8041A scans the keyboard, passes keycodes to the Z80A, and rings the bell. The keyboard is scanned every 38 ms. The 8041A also is responsible for reading the character ROMs, formatting and passing dot information to the Thermal Print Mechanism (TPM), and controlling the TPM. U414 (an octal tristate transceiver) buffers lines KEYAO-KEYA7. This bus is used for key scanning signals, printer status and data transactions between the TPM and the 8041A.

The Keyboard/Printer 8041A interrupts the Z80A-CPU whenever the status of a key changes, during key repeat, or at the completion of a TPM operation.

3.3.2 Dot data for the TPM is obtained from the character ROM in the following manner. ASCII data for a character (including PSC0, character set select bit 0) is output on port 1 of the 8041A (PSC1, character set select bit 1, is output on port 2, line P25, and latched in U317). When clocked by a signal on line P24, the ASCII data is latched in U412, and the scan line counter (1/2 of U616) is cleared. The character ROM is now being addressed for the first scan line of dot data for the current ASCII character. Valid dot data is returned on PFONT, and latched in U512 when clocked by LRC. LRC is used for the clock because the read can only occur during horizontal blank time. This is the only time the display subsystem is not using the character ROMs. The Z80A-CPU processes the dot data for the characters and sends the required information to the TPM. As the current scan line is read, the scan line counter is incremented and U512's outputs are disabled by line P23 (the act of disabling U512's outputs clocks the scan line counter because CNTRCLK is the inverse of P23's state). The next scan line is thus addressed on the character ROM and read when LRC clocks the latch (U512).

3.4 DISPLAY SUBSYSTEM

3.4.1 All of display allocated RAM is segmented into 128 (or 256) byte blocks on 128 (or 256) byte boundaries; the low 7 bits are zero for the first address in the block. One or two of these blocks contain all of the information necessary for one character row. This includes ASCII codes, hardware enhancement information, and software enhancement information. If two blocks are needed to describe a character row, they must be contiguous and start on a 256 byte boundary. There are five types of bytes that occur in a character row block, an ASCII character (1 byte), two software enhancement bytes (the two bytes always occur in an ordered pair), and two hardware enhancement bytes. The table below shows the definitions of each byte's bit positions.

DISPLAY MEMORY BYTE TYPES

•	0	; +	****************	···- ·		ASCI	CHARAC	TER	· · · · · · · · · · · · · · · · · · ·		cocc coop tone page 1000 bline toth	: +
						Software	,					
-	-	:	0		: NDT	field :	field start	: 1	total fill	TOM:	: REQ'D	:
	1	:	0		+ :0/blank : fill	: justi- : fied	} !	FIE	ELD ED (See	IT TYPES	3	:
						lardware						
	1	;	1		: 0	SEC	: HB	:	UL.	: IV	: BL	:
		··· ··· · · •	**** **** **** :55*		†	.		.+	** **** **** **** ****	··· ··· ··· ··· ··· ··· ··· ··· ··· ··	·· · · • · · · · · · · · · · · · · · ·	- ‡
	1	; +	1		1	SPARE	NHS	; +	CHA	R SET	; EOL	; +.
	1 2 3 4 5 6		Alph Uppe Alph Inte U.S.	abe r c anu ger Si ied	icted tic ase alpha meric gned Dec: decimal		8 9 A B C D E	= 9 = 1 = 0 = 0 = 0	Implie Numeri Curren Curren Curren	decimal decima	al/fill sed sed	
				!	Enhanceme	ent Type	Abbrevi	ati	ions			
	EI HI	OL. HAR 3	SET	=======================================	blinking end of l: character halfbrigh inverse	set it	SE UL	S Q'I C	= no) = re = se	half-sh quired	ay termin nift (no disp:	

The first 8 bytes of each block contain flags, pointers, and a crunched block address (described in section 3.4.3.2). The firmware maintains a linked list of the row start addresses of the character row blocks. It is this sequencing of character row blocks that makes up the terminal display.

- 3.4.2 The heart of the Display Subsystem is the CRT Controller (CRTC), a National DP8367N. The CRTC generates all timing and control necessary for terminal display. This includes the horizontal and vertical blank signals, the scan line counters, the dot clock and all clocks needed by the line buffers and dot shift registers.
- 3.4.3 An 8041A provides the intelligent interface between the Z80A-CPU and the CRTC. The 8041A does the following: provides the CRTC with row pointer information, controls the cursor position hardware, determines the blink rate for both the cursor and the blinking enhancement, and blanks the screen upon request. The duty cycle for the blink rate of the cursor is 50% (a period of 400 ms), while the blinking enhancement has a 83% duty cycle (a period of 800 ms).
- 3.4.3.1 The Video 8041A interrupts the Z80A-CPU every frame near the beginning of Vertical Blank. The Z80A-CPU is permitted at this time to give the 8041A information affecting the next video frame. This information may be a new cursor position, 26 row start pointers for the next frame, a command to turn video off, a command to turn video on, a start selftest command, or a no change in frame command. If the Z80A-CPU is servicing another interrupt when a video interrupt occurs, the video 8041A will time out, remove its interrupt, an assume no change in frame.
- 3.4.3.2 The row start pointers consist of a single byte that is a crunched block address. This is possible because the lower 7 bits of the address are "0's" (all blocks begin on 128 byte boundaries) and the most significant bit is a "1" (all RAM is located in the upper 32K of the address range). Thus, a single byte contains the necessary information for the block address.

3.4.3.3 While a character row is being displayed, the CRT Controller is addressing display memory for information for the next character row to be displayed. This display memory access (DMA) also performs RAM refresh. The CRT Controller performs its display memory addressing during lines 0, 4, and 8 of the fifteen scan lines of a character row. To obtain all of the data for the longest possible line, 240 bytes of RAM must be

addressed. U77 decodes the scan line counter outputs, from which LC048

is generated. When $\overline{\text{LC048}}$ is active, U94 turns on MUXB, which gives the CRTC access to memory.

Since the CRTC reads 80 sequentially addressed bytes at a time, and it must read 240 bytes per character row, 3 pointers are passed to the CRTC per row. The 8041A is given a single pointer per character row by the Z80A-CPU (See section 3.4.3.1). This address pointer plus 8 is latched in U79 and U89. (The value 8 is added because the first 8 bytes of a block do not contain character data). As the scan line counter rolls to 0, but during horizontal blank, this value is loaded into the CRTC (the load signal is generated by U84 and U85), and 80 bytes of RAM are addressed by the CRTC. The 8041A is interrupted

during the CRTC load sequence by $\overline{\text{LC048}}$. This informs the 8041A that the next pointer will be needed. To obtain the next pointer the 8041A adds 80 to the original address pointer and latches the new value in U79 and U89. The new value is loaded into the CRTC on scan line 4, 80 bytes of RAM are addressed, and the 8041A is interrupted again. This time the 8041A adds 160 to the original address pointer and latches this in U79 and U89. On scan line 8, the CRTC is loaded with this value and 80 bytes of RAM are addressed. This sequence is repeated for each character row. The 3 lowest bits of the row start pointer are 0 (tied to ground) because the initial value was incremented by 80 or 160; the three least significant bits are not needed to represent these numbers.

The 8041A must be synchronized with the CRTC so the correct pointers for the current row are passed to the CRTC. This is accomplished by

monitoring LC048 and the VSYNC output of the CRTC. The microcode for

the 8041A knows how many interrupts per frame LC048 generates. When VSYNC becomes active, the interrupts are counted and when the appropriate number for the frame rate (50 or 60 Hz) have occurred, the next interrupt will be for the first scan line of the first row of the next frame. The CRTC and the 8041A are then synchronized with each other and the addressing sequence described above is performed.

3.4.3.4 If the Z80A-CPU attempts to access RAM during scan lines 0, 4, or 8, it is put into wait states by VWAIT (video wait). This means the Z80A-CPU is locked out of system/display RAM about twenty percent of the time. However, VWAIT is the logical AND of the following conditions: RAM is being accessed (state of BA15), the CRTC is accessing RAM (state of

MUXB), and the Z80A-CPU is attempting to access RAM (state of MEMR). Thus, the Z80A-CPU is not prevented from making ROM or I/O operations during video access to RAM.

- The character row information is contained in a byte-serial format, and is read sequentially by the CRT Controller. The sequentially addressed bytes are latched in U49, which is clocked by DMALATCH. The bytes are then decoded one at a time by U15, U17, U18, U25, and U27. Bytes decoded as software enhancements are discarded, hardware enhancement bytes (video enhancements) are latched in U39 and held for subsequent ASCII codes, and character set select bits are latched in U28. Bytes decoded as ASCII codes cause two 80 byte shift registers to be clocked, one clocking in the ASCII code itself (U29), the other shift register (U38) clocking in parallel the last hardware enhancement byte latched. It is in this way that a single enhancement byte stored in a character row block propagates to the end of the block.
- 3.4.4.1 Once 240 bytes of RAM have been addressed and decoded, shift registers U29 & U38 contain either 80 new bytes or fewer than 80 new bytes for the next row. The shift registers must be justified if they do not contain 80 new bytes. For instance, if 10 ASCII bytes have been clocked into U29, these bytes must be the first 10 bytes to be clocked out (into the line buffers) if they are to be displayed as the first 10 characters of the next row on the CRT. Justification of the data in U28 & U39 is accomplished as follows:

The REC (recirculate) signal from the CRTC is input on bit A1 of U38; the state of this bit at the output is used to determine when U29 & U38 are justified (Full). At the start of a new row, U38 contains all "O's" for bit A1 because REC was low during scan line 15 of the previous row (See section 3.4.4.2). A "1" is clocked into bit A1 on the first clock of the next row, so this "1" is coincident with the first byte (ASCII and its enhancement, as U29 & U38 are clocked together) of the next row. When the "1" appears at the output of U38, the shift register is full and the clock signal (LBCDEL) is disabled by JUSTIFIED. If there are fewer than 80 new bytes, U38 is filled with enhancement bytes that have only the SEC (security) bit set. The EOL (end of line) enhancement bit (an "E1" Hex enhancement byte is always present at the end of a logical row) sets the flip-flop comprised of U25 (gates on pins 1 & 13) which sets the SEC bit (via U211 pin 6) and clears all other enhancements (U39 is cleared). Thus, characters after an "E1" are clocked into U29 to justify the row, but are not displayed because the SEC bit is set. Justification must take place before scan line 15, so scan line 13 was chosen.

- 3.4.4.2 The line buffers (U210 & U37) recirculate data on the first 14 scan lines (REC is high) and load the data for the new character row on the last scan line (REC is low). The 80 bytes in U29 & U38 are transferred to U210 & U37 on the fifteenth scan line of the row currently being displayed. The line buffers then contain all of the ASCII codes and enhancements for the next row. The ASCII codes are output and latched in U310, which is clocked by LCG, for character ROM addressing. The character set select bits and scan lines are latched in U311 (See section 3.4.5). Hardware enhancements are latched in U35 and then U34. The one character time delay introduced by U34 is necessary because the dots from the character ROMs are latched one character time after they were addressed; the delay synchronizes the dots with the appropriate enhancement. The data in the line buffers is recirculated so the dots for each scan line may be addressed.
- The character ROMs (U410 and U411) are addressed by the ASCII codes from U310, and by the character set select bits and scan line counter outputs from U311. See the memory map below. Each character's scan line segment is stored in ROM as an 8-bit word. A "O" stored in the ROM indicates a dot is present. Usually, seven of the bits are used for character dots, while the eighth is used for specifying half-shifting of the character dots. For character sets requiring the full width of a character cell (9 dots), all eight bits are used for character dots, the first dot being duplicated to yield nine dots. This does put a constraint on the way full width character sets are defined, but the 2645A compatible line drawing set and large character set do not suffer from this drawback.

Character ROM Address Map

BIT	CONTENTS
0-3	scan lines
410	ASCII character
11, S1	character set select

The data from the character ROMs is serialized by two four bit parallel access shift registers, U510 and U511. For characters using 7 dot positions, the data is clocked on the rising edge of DRC in U313. If half-shifting of dots is used, the data is clocked on the falling edge of DRC in U314. To obtain 9 dot characters, the Qd output of U511 is

used for the first dot, while the rest of the dots are taken from \overline{Qd} and clocked through U212. Decoding of 9 dot, 7 dot, or 6 dot half-shifted data is done by U312. The selector inputs are NINEDOT, LOAD, and HALFSHIFT. The waveform of the dotstream from U312's output is shaped by the circuit of $\overline{Q1}$. The effect of this circuit is to stretch the trailing edge of the dots to make a better looking character on the CRT. The data is then synchronized with the hardware enhancements from the U34, and sent to the sweep PCA for display.

The character ROM data is also addressed by the keyboard/printer 8041A for the TPM. The dot data is sent in parallel to U512 for use by the TPM. (See section 3.3.2)

- The terminal display contains 26 rows of 80 columns. The last two character rows are used for soft keys and error messages. Each character occupies a nine dot by fifteen scan line cell. The entire screen, then, contains 390 scan lines, and 720 dot columns. The dot frequency of 25.7715 MHz (38.8 ns) is controlled by Y1, making a character rate of 2.863 MHz (349 ns). The horizontal scan frequency is 24.9 KHz (40.16 us), because horizontal blanking takes 35 character times (12.24 us) in addition to the 80 character times that are displayed. To refresh the CRT at 50 or 60 Hz, extra scan lines are added for 50 Hz refresh instead of changing the horizontal sweep frequency. Thus, there are 415 scan lines for 60 Hz, and 498 scan lines for 50 Hz. The AC vertical centering used by the sweep PCA effects a final constraint in the raster control circuitry. To implement these functions, each frame has the following states:
 - SSL Starting Scan Lines
 Six scan lines are used after vertical retrace to stabilize the display.
 - ACTIVE VIDEO Video Display

 The character field consists of 390 scan lines, 26 character rows of 15 scan lines per row.
 - ESL Extra Scan Lines 38 extra scan lines are added for 50 Hz CRT refresh before vertical retrace for 50 Hz. None are added for 60 Hz refresh.
 - VR -- Vertical Retrace
 The vertical retrace period is 19 scan lines for 60 Hz and 64 scan lines for 50 Hz.

Figure 1 shows a diagram of the states in each frame.

24K

4.0 GLOSSARY OF SIGNAL NAMES

NOTE: All names listed below are defined for the positive sense of the signal (active high). If a bar appears above the label on the schematic, the signal is active low.

chip enable for ROMO

OK2 chip enable for ROMA

OK2 chip enable for ROMA

OK3 chip enable for ROM1

OK4 chip enable for ROM8

OK5 chip enable for ROM2

OK6 chip enable for ROM2

A15-A0 unbuffered address lines from the Z80A-CPU

chip enable for RDM3

ADDRLATCH controls latching of the upper 8 address bits (see section 3.1.4.2)

BA15-BA0 buffered address lines from the Z80A-CPU

BATRET backup battery return line

BATTERY backup battery Vcc

BELL unbuffered bell signal from the keyboard/printer

8041A

BLINKING CURSOR complete blinking cursor signal

BLRATE rate of blinking enhancement

CAS dynamic memory column address strobe

CAS1,2 CAS1 is for U41-U48, CAS2 is for U51-U58

CNTRCLK clock signal for one counter of U616, controlled by

the keyboard/printer 8041A

CNTRCLR clear signal for one counter of U616, controlled by

the keyboard/printer 8041A

13220 Processor Module

CONFIG CMOS RAM chip enable

CURBLINK cursor blinking signal

CURSOR cursor signal, active during part of scan line 13

D7-D0 unbuffered data lines from the Z80A-CPU

DFREQ buffered 25.7715 MHz signal from the CRTC, from

which PHI is obtained (inverse of DRC)

DMALATCH clock signal for line buffer U49 (see section

3.4.4.1)

DOT8 character ROM data bit 8, used to select half-

shifting of dots within a character cell

DOTS serial video data line

DRC buffered dot rate clock (25.7715 MHz), from the CRTC

FULLBRIGHT full-bright video data

GND signal and power ground

HALFBRIGHT half-bright video data

HALFSHIFT half-shift dot data

HBLANK horizontal blanking signal

HORDR horizontal drive signal

IEO Z80A-SIO/2 interrupt enable output

INT Z80A-CPU interrupt request input

IORQ Z80A-CPU input/output request line

JUSTIFIED indicates when line buffers U38 and U29 are full

(justified)

KBELL buffered bell signal that drives the speaker in

the keyboard housing

KEYA6-A0 key address

KEYACT status of selected key

KRDY keyboard/printer 8041A maskable interrupt output

NINEDOT

LBC	line buffer clock, active at the character rate frequency and inactive during horizontal blank
LBCDEL	delayed line buffer clock, lags LBC by about 4 dot times
LC048	indicates scan lines 0, 4, and 8
LC13	indicates scan line 13
L.CG	latch character generator address, active at the character rate frequency, used to clock the latches (U310 & U311) for character ROM addressing
LFREQ	line frequency, selects a frame rate of 50 or 60 Hz
L.OAD	clocks NINEDOT and HALFSHIFT latches and selects the type of dot data displayed (see section 3.4.5)
LRC	line rate clock, active at the scan line frequency
LVSR	load video (dot) shift register, active at the character rate frequency, during video time
M1	Z80A-CPU machine cycle one, indicates an OP code fetch cycle
MA14-0	multiplexed address lines, video or processor access is determined by the state of the 4 selectors U610, U611, U68, and U69
MEMR	Z80A-CPU memory request, active on all memory accesses except during refresh time
MRD	memory read, both MEMR and RD are active
MREQ	Z80A-CPU memory request, this indicates that there is a valid address on the bus for memory operations
MUXA	multiplex address, controls the RAM address multiplexers
MUXB	enables the video address bus multiplexers on scan lines 0, 4, and 8
NHS	no half-shift

display all nine dots of a character cell

NMI Z80A-CPU non maskable interrupt request input

PASCII6-0 character ROM ASCII character address

PCNTL1-0 TPM control lines

PCS1-0 character ROM character set select bits

PDATA7-0/KEYA7-A0 TPM data bus

PDWN CMOS memory chip enable

PFAIL power fail signal from the power supply

PFONT7-0 dot data for one scan line of one character, from

the character ROM

PHI clock signal for the Z80A-CPU, 3.6816 MHz

PHIV buffered PHI

PRD TPM, printer read

PSCAN3-0 character ROM scan line address

PSEL TPM, printer select

PWR TPM, printer write

RAS dynamic memory row address strobe

RD Z80A-CPU read signal

REC line buffer recirculate enable

RESET main reset signal line

RFSH Z80A-CPU memory refresh line Note: not used for

refresh control, but for other timing

ROMD7-D0 ROM data lines

SBAUD baud rate generator address strobe

SCAN3-0 unbuffered TPM scan line address, from U616

SELBL select blinking enhancement

SELIV select inverse video enhancement

SELND select non display (security)

SELUL select underline enhancement

SEXT selftest register clock

SINT latched Z80A-SIO/2 interrupt request (output)

SIVREG interrupt vector register chip enable

SKEYBRD keyboard/printer 8041A chip select

SOCD datacomm optional control driver latch clock

SOCR datacomm optional control receiver register chip

enable

SSIO Z80A-SIO/2 chip enable

SUBD7-D0 keyboard/printer 8041A port 1

SVID video 8041A chip select

VBLANK vertical blanking signal

VBUSY video RAM multiplexer busy, prevents the Z80A-CPU

from switching the address multiplexers

VERDR vertical drive signal

VOFF video off

VRDY video ready, video 8041A maskable interrupt ouput

VRESET video reset

VWAIT video wait, suspends Z80A-CPU RAM access during

video RAM access

WAIT Z80A-CPU wait input

WE dynamic memory write enable

WR Z80A-CPU write signal

X1 clock for both 8041As, 5.0688 MHz


X2 clock for both 8041As, 5.0688 MHz

ZBUSY Z80A-CPU RAM multiplexer busy, prevents video from


switching address multiplexers

Z2RAM Z80A-CPU to RAM, controls the direction of data

flow through U59, the RAM data transceiver



Timing Diagram
ALLICAR LINES LINE
ALLECAN SHIFT REL LIMES LINE S VERTICAL VICE INTERVAL
ALLECAN LINES VERTICAL SLAKING INTERVAL LOAD MORIZI
VIDEO ROW . LINE CD CLEAR LINE CD ADDRESS OU LINE RECIRC MAX I CURSOR DI
VIOLO LINE COI ADDAESS OU ADDAESS OU
LINE RECIRCI MAX ENABLE DI CURSOR DI
MOREO MOW #11 LIMIE I LIMIE I CUASOR DI CUASOR DI
Note 1: The horizontal sy Note 2: The position of th mode = "0", recirculate en row address at point A. V address counter outputs r Note 3: The address coun the horizontal blanking in Row Start Register (RSR).



Note 1: The horizontal sync output start and stop point positions are a function of device type or custom option.

Note 2: The position of the recirculate enable output logic "0" level is dependent on the state of the address mode input. When address mode = "0", recirculate enable occurs on the max, line of a character row (solid line) and the address counter outputs roll over to the new row address at point A. When address mode = "1", recirculate enable occurs on the first line of a character row (dashed line) and the address counter outputs roll over to the new row address at point B.

Note 3: The address counter outputs clock to the address of the last character of a video row plus 1. This address is then held during the horizontal blanking interval until video minus three character times. At this point the outputs are modified to the contents of the Deutstry (RSI)

Character/Line Rate Functional Diagram

Figure 2
CRTC CHAR/LINE RATE Timing Diagram
APR-03-81 13220-91097




Figure 3
Processor Module Block Diagram
APR-03-81 13220-91097






Figure 4 Schematic Diagram APR-03-81 13220-91097





a) U41- U48 AND U51- U58 PIN 8
WI JUMPERS TO +12 V
WZ JUMPERS TO +5 V
b) U41- U48 AND U51- U58 PIN 1
W3 JUMPERS TO +5 V
W4 JUMPERS TO +5 V

+5A > 16.35,36 -12A > 16-11 I,3 HLBLANK STD B PORT
CLOCK SELECT

51 SO TYCA RICA USAGE
0 0 1 ST RT SYNCHRONOUS
0 1 ALE 1.0 ASYNC
1 O 5T ST TTL IN ON ST
1 1 LIGAK BIAK TEST +12A > j6-10 GNDA 16-37, 38, 39,23 J5-8 ▷ RRB 4 U418) 6 5 c48 7 5GA > J6-48 1902-0976 8 U518 Q 9,10 J5-20 € TRB STA 16-41 7 249 MC1488 C 115 9 U8/8 J5-4 < ₹5B RTA 36-43 C65 ♥ MC 1489A 11 (U818) 13 C113 MC1489A 11 470 J5-5 C58 RRA ______ 16-46 1 U418 3 470 T C45 R24 100Ω TRA > 16-14 12,13 U718 HC 1488 J5-3 RDB 1902-0976 LET III J5-2 < 50B R5A 10-13 CRE /// CSA 16-44 26 29 23 24 25 22 TXDB CTSB DTRB 240B RTSB DCDB 60 330 TE1 C/D* 14 3 19 1 16 1 1 RXCA DTRA TXCA DCDA RTSA R26 \$ 4.7K CII9 MC1489A 1902-0976 470 CIIH R44 1000 RDA J6-42 MC1489 3 (18/8) CH 1 470 CT5A RD 2804 - 510/2 MC14P8 1777 1902-0976
4.5 9 U6/8 7777 1902-0976
7777 1902-0976
TILVIG R×DA 1000 SDA > 16-12 5**510** TxDΔ 74128 TTLXIGA > J6-50 MC1460 J6-50

TTA J6-7

74128 V C100

TTLX8 J6 49 76543210 TORA (1,3,4,5) CONTROL SBAUD 50CR MC1489A 11 13 13 12 T 470 C131 3 2 1470 C131 OCR2A JG-47 OCRIA J6-9 7 470 C132 RESET DMA 16-45 RESET \$ 470 C130 RESET OCR28 J5-12 L5273 5 T 470 C133 470 C134 J6-26 CCD3A HILL

J6-15 CCD2A GUTIB 4.5

Leng VATO

J6-40 CCD1A BUTIS 4.5

Leng VATO

J6-40 CCD2A 2 UTIB 4.5

Leng VATO

J6-40 CCD2A 2 UTIB 4.5

Leng VATO

J6-40 CCD2B 3 UZIT 2

Leng VATO

J5-19 CCD2B 3 UZIT 2

Leng VATO

J5-23 CCD1B XR18 ✓ J5-22 T 470 C133 DMB 15-6 L\$240 U517 RI9 K XI (1,3 X2 (1,3 5-068 MHE Acb 6 0518 45 PERM PRINT 1,5,4 DATA


50CD

PRODUCT STD - SO P'N STD - 25 PIN 16 PIN RIBBON

MOLEY - 7 PIN 26 PIN RIBBON MOLEX - 9 PIN (10 PIN!)

JG - DATACOM (A) J5 - PRINTER (B), ext J4 - KEYBOARD

J3 - SWEEP J! - PRINTER J? - POWER SUTPLY









Figure 11 Component Location Diagram APR-03-81 13220-91097












Figure 8 Dot/Char and Char/Line Timing APR-03-81 13220-91097




INSTRUCTION OP CODE FETCH WITH WALT STATES



INPUT OR OUTPUT CYCLES WITH WAIT STATES

Figure 9 Z80A-CPU M1 and I/O cycles APR-03-81 13220-91097






Figure 10 Z80A-CPU Memory and NMI cycles APR-03-81 13220-91097

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
C1	02620-60097	l		PROCESSOR - 2624A	28480	02620-60097
C1 C2 C3 C4 C5	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7777	82	CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
C6 C7 C8 C9 C10	0160-4787 0160-4554 0180-2879 0160-4557 0160-4808	8 7 7 0 4	2 20 27	CAPACITOR-FXD 22FF +-5% 100VDC CER 0+-30 CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 22UF+50-10% 25VDC AL CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER	28480 28480 28480 16299 28488	0160-4787 0160-4554 0180-2879 CAC04X7R104M050A 0160-4808
C11 C12 C13 C14 C15	0160-4557 0160-4554 0160-4554 0160-4554 0160-4554	07777		CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	16299 28480 28480 28480 28480	CAC04X7R104M050A 0160-4554 0160-4554 0160-4554 0160-4554
C16 C17 C18 C19 C20	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7777		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
C21 C22 C23 C24 C25	0160-4554 0160-4808 0160-4557 0180-2879 0180-2881	7 4 0 7	3	CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD 22UF+50-10% 25VDC AL CAPACITOR-FXD 10UF+50-10% 50VDC AL	28480 28480 16299 28480 28480	0160-4554 0160-4808 CAC04X7R104H050A 0180-2879 0180-2881
C26 C27 C28 C29 C30	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7777		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
C31 C32 C33 C34 C35	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7777		CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
C36 C37 C38 C39 C40	0180-2881 0180-2881 0160-4554 0160-4554 0160-4554	1 7 7 7		CAPACITOR-FXD 10UF+50-10% 50VDC AL CAPACITOR-FXD 10UF+50-10% 50VDC AL CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0180-2881 0180-2881 0160-4554 0160-4554 0160-4554
C41 C42 C43 C44 C45	0160-4554 0160-4554 0160-4554 0160-4554 0160-4808	7 7 7 7 4		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4508
C46 C47 C48 C49 C50	0160-4554 0160-4808 0160-4808 0160-4808 0160-4557	7 4 4 4 0		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER	28480 28480 28480 28480 16299	0160-4554 0160-4808 0160-4808 0160-4808 CAC04X7R104M050A
C51 C52 C53 C54 C55	0160-4557 0160-4557 0160-4557 0160-4557 0160-4557	0 0 0		CAPACITOR-FXD .1UF +-20% 58VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .1UF20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER	16299 16299 16299 16299 16299	CAC04X7R104H050A CAC04X7R104H050A CAC04X7R104H050A CAC04X7R104H050A CAC04X7R104H050A
C56 C57 C58 C59 C60	0160-4557 0160-4557 0160-4554 0160-4554 0160-4554	0 0 7 7 7		CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	16299 16299 28480 28480 28480	CAC04X7R104M050A CAC04X7R104M050A 0160-4554 0160-4554
C61 C62 C63 C64 C65	0160-4554 0160-4557 0160-4808 0160-4808 0160-4808	7 0 4 4		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD 47UFF +-5% 100VDC CER CAPACITOR-FXD 47UFF +-5% 100VDC CER CAPACITOR-FXD 47UFF +-5% 100VDC CER	28480 16299 28480 28480 28480	0160-4554 CAC04X7R104M050A 0160-4808 0160-4808 0160-4808
C66 C67 C68 C69 C70	0160-4557 0160-4554 0160-4557 0160-4554 0160-4557	0 7 0 7 0		CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER	16299 28480 16299 28480 16299	CAC04X7R104M050A 0160-4554 CAC04X7R104M050A 0160-4554 CAC04X7R104M050A

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
C71 C72 C73 C74 C75	0160-4557 0160-4554 0160-4557 0160-4554 0160-4557	0 7 0 7 0		CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER	16299 28480 16299 28480 16299	CAC04X7R104M050A 0160-4554 CAC04X7R104M050A 0160-4554 CAC04X7R104M050A
C76 C77 C78 C79 C80	0160-4554 0160-4557 0160-4557 0160-4554 0160-4554	7 0 0 7 7		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .1UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 16299 16299 28480 28480	0160-4554 CAC04X7R104M050A CAC04X7R104M050A 0160-4554 0160-4554
C81 C82 C83 C84 C85	0160-4554 0160-4554 0160-4801 0160-4808 0160-4554	7 7 7 4 7	5	CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 100PF +-5% 100VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4801 0160-4808 0160-4554
C86 C87 C88 C89 C90	0160-4554 0160-4808 0160-4808 0160-4554 0160-4554	7 4 7 7		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4808 0160-4808 0160-4554 0160-4554
C91 C92 C93 C94 C95	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7 7 7 7		CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
C96 C97 C98 C99 C100	0160-4554 0160-4554 0160-4554 0160-4808 0160-4808	7 7 7 4 4		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4808 0160-4808
C101 C102 C103 C104 C105	0160-4808 0160-4808 0160-4808 0160-4554 0160-4554	4 4 7 7		CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4808 0160-4808 0160-4808 0160-4554 0160-4554
C106 C107 C108 C109 C110	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7777		CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
C111 C112 C113 C114 C115	0160-4808 0160-4554 0160-4808 0160-4808 0160-4808	4 7 4 4		CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER	28480 28480 28480 28480 28480	0160-4808 0160-4554 0160-4808 0160-4808 0160-4808
C116 C117 C118 C119 C120	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554	7 7 7 7 7		CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4554
C121 C122 C123 C124 C125	0160-4787 0160-4554 0160-4554 0160-4554 0160-4554	8 7 7 7 7	:	CAPACITOR-FXD 22PF +-5% 100VDC CER 0+-30 CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480 28480 28480	0160-4787 0160-4554 0160-4554 0160-4554 0160-4554
C126 C127 C128 C129 C130	0160-4554 0160-4554 0160-4554 0160-4554 0160-4808	7 7 7 7 4		CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD 470PF +-5% 100VDC CER	28480 28480 28480 28480 28480	0160-4554 0160-4554 0160-4554 0160-4554 0160-4808
C131 C132 C133 C134 C135	0160-4808 0160-4808 0160-4808 0160-4808 0160-4808	4 4 4 4		CAPACITOR-FXD 470PF +-5% 100VDC CER	28480 28480 28480 28480 28480	0160-4808 0160-4808 0160-4808 0160-4808 0160-4808
C136 C137 C138	0160-4801 0160-4554 0160-4554	7 7 7		CAPACITOR-FXD 100PF +-5% 100VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER CAPACITOR-FXD .01UF +-20% 50VDC CER	28480 28480 28480	0160-4801 0160-4554 0160-4554
CR1 CR2 CR3 CR4 CR5	1901-0050 1901-0050 1901-0050 1901-0050 1901-0050	3 3 3 3	8	DIODE-SWITCHING 80V 200MA 2NS DO-35 DIODE-SWITCHING 80V 200MA 2NS DO-35 DIODE-SWITCHING 80V 200MA 2NS DO-35 DIODE-SWITCHING 80V 200MA 2NS DO-35 DIODE-SWITCHING 80V 200MA 2NS DO-35	28480 28480 28480 28480 28480	1901-0050 1901-0050 1901-0050 1901-0050 1901-0050
CR6 CR7 CR8 CR9 CR10	1901-0050 1902-0976 1902-0976 1902-0976 1990-0622 1901-0050	3 4 4 2 3	5	DIDDE-SWITCHING 80V 200MA 2NS DO-35 DIODE-ZNR 14.5V PD=5W TC=+.088% IR=5UA DIODE-ZNR 14.5V PD=5W TC=+.088% IR=5UA LED-LAMP ARRAY LUM-INT=200UCD DIDDE-SWITCHING 80V 200MA 2NS DO-35	28480 11961 11961 28480 28480	1901-0050 1.59E18C 1.58E18C 1990-0622 1901-0050

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
CR11 CR12 CR13 CR14	1901-0050 1902-0976 1902-0976 1902-0976	3 4 4 4		DIODE-SWITCHING 80V 200MA 2NS DO-35 DIODE-ZNR 14.5V PD=5W TC=+.088% IR=5UA DIODE-ZNR 14.5V PD=5W TC=+.088% IR=5UA DIODE-ZNR 14.5V PD=5W TC=+.088% IR=5UA	28480 11961 11961 11961	1901-0050 1.5SE18C 1.5SE18C 1.5SE18C
J1 J2 J3 J4 J5	1251-5500 1251-5521 1251-5520 1251-5499 1251-5500	9 4 3 5 9	2 1 1 1	CONNECTOR 26-PIN M POST TYPE CONNECTOR 9-PIN M POST TYPE CONNECTOR 7-PIN M POST TYPE CONNECTOR 16-PIN M POST TYPE CONNECTOR 26-PIN M POST TYPE	28480 28480 28480 28480 28480	1251-5500 1251-5521 1251-5520 1251-5499 1251-5500
J6	1251-5828	4	1	CONNECTOR 50-PIN M POST TYPE	28480	1251 -5 828
Q1 Q2 Q3 Q4 Q5	1854-0019 1854-0467 1854-0019 1854-0467 1853-0281	3 5 3 5 9	2 2 1	TRANSISTOR NPN SI TO-18 PD=360MW TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW TRANSISTOR NPN SI TO-18 PD=360MW TRANSISTOR NPN 2N4401 SI TO-92 PD=310MW TRANSISTOR PNP 2N2907A SI TO-18 PD=400MW	28480 03508 28480 03508 04713	1854-0019 2N4401 1854-0019 2N4401 2N2907A
R1 R2 R3 R4 R5	0757-0449 0698-3156 0683-4715 0683-4715 0683-1025	6 2 0 0 9	1 1 4	RESISTOR 20K 1% .125W F TC=0+-100 RESISTOR 14.7K 1% .125W F TC=0+-100 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600	24546 24546 01121 01121 01121	C4-1/8-T0-2002-F C4-1/8-T0-1472-F CB4715 CB4715 CR1025
R6 R7 R8 R9 R10	0683-4725 0683-2215 0683-4725 0683-4715 0683-4725	2 1 2 0 2	11	RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 220 5% .25W FC TC=-400/+600 RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 470 5% .25W FC TC=-400/+700 RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121 01121 01121 01121 01121	CB4725 CB2215 CB4725 CB4715 CB4725
R11 R12 R13 R14 R15	0683-1025 0683-1025 0683-1035 0683-1015 0683-4725	9 1 7 2	4 6	RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 100 5% .25W FC TC=-400/+700 RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121 01121 01121 01121 01121	CB1025 CB1025 CB1035 CB1015 CB4725
R16 R17 R18 R19 R20	0683-1035 0683-1025 0683-1025 0683-1025 0683-4705	1 9 9 8	2	RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 47 5% .25W FC TC=-400/+500	01121 01121 01121 01121 01121	CB1035 CB1025 CB1025 CB1025 CB1025 CB4705
R21 R23 R24 R25 R26	0683-1015 0683-1015 0683-1015 1810-0322 0683-4725	7 7 7 9	3	RESISTOR 100 5% .25W FC TC=-400/+500 RESISTOR 100 5% .25W FC TC=-400/+500 RESISTOR 100 5% .25W FC TC=-400/+500 NETWORK-RES 8-51P20 0 DMM X 4 RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121 01121 01121 01121 01121	CB1015 CB1015 CB1015 408B200J CB4725
R27 R28 R29 R30 R31	1810-0322 0757-0284 0683-4725 0757-0284 0757-0402	9 7 2 7	2	NETWORK-RES 8-SIP20.0 OHM X 4 RESISTOR 150 1% .125W F TC≠0+-100 RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 150 1% .125W F TC=0+-100 RESISTOR 110 1% .125W F TC=0+-100	01121 24546 01121 24546 24546	408B200J C4-1/B-T0-151-F CB4725 C4-1/B-T0-151-F C4-1/B-T0-111-F
R32 R33 R34 R35 R36	0683-4725 1810-0322 0683-2205 0683-4715 0683-4725	2 9 0 2	1	RESISTOR 4.7K 5% .25W FC TC=-400/+700 NETWORK-RES 8-5IP20.0 OHM X 4 RESISTOR 22 5% .25W FC TC=-400/+500 RESISTOR 470 5% .25W FC TC=-400/+600 RESISTOR 4.7K 5% .25W FC TC=-400/+700	01121 01121 01121 01121 01121	CB4725 408B200J CB2205 CB4715 CB4725
R37 R39 R40 R41 R44	0683-4725 0683-1035 0683-1015 0683-4725 0683-1015	2 1 7 2 7		RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 100 5% .25W FC TC=-400/+500 RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 100 5% .25W FC TC=-400/+500	01121 01121 01121 01121 01121	CB4725 CB1035 CB1015 CB4725 CB1015
R46 R47 R49 R50 R51	0683-4725 0683-2225 0683-1025 0683-1035 0683-4705	2 3 9 1 8	1	RESISTOR 4.7K 5% .25W FC TC=-400/+700 RESISTOR 2.2K 5% .25W FC TC=-400/+700 RESISTOR 1K 5% .25W FC TC=-400/+600 RESISTOR 10K 5% .25W FC TC=-400/+700 RESISTOR 47 5% .25W FC TC=-400/+500	01121 01121 01121 01121 01121	CB4725 CB2225 CB1025 CB1035 CB4705
U1 U25 U29 U32 U34	5081-2705 1820-1144 1820-2416 1820-0681 1820-1730	3 6 7 4 6	82425	IC-RAM 16K IC GATE TTL LS NOR QUAD 2-INP IC SHF-RGTR NMOS SERIAL-IN SERIAL-OUT IC GATE TTL S NAND QUAD 2-INP IC FF TTL LS D-TYPE POS-EDGE-TRIG COM	28480 01295 27014 01295 01295	5081-2705 SN74L502N MM5035P SN74S00N SN74L5273N
U35 U37 U38 U49 U59	1820-1730 1820-2416 1820-2416 1820-1730 1820-2075	6 7 7 6 4	2	IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC SHF-RGTR NMOS SERIAL-IN SERIAL-DUT IC SHF-RGTR NMOS SERIAL-IN SERIAL-OUT IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC MISC TTL LS	01295 27014 27014 81295 01295	SN74L9273N MM5035P MM5035P SN74L9273N SN74L9245N
U61 U64 U78 U79 U85	1820-0681 1820-0693 1820-2373 1820-1997 1820-1112	4 8 5 7 8	4 1 4 5	IC GATE TTL S NAND QUAD 2-INP IC FF TTL S D-TYPE POS-EDGE-TRIG IC-NAT 8367 CRT C IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC FF TTL LS D-TYPE POS-EDGE-TRIG	01295 01295 28480 01295 01295	SN74500N SN74574N 1820-2373 SN74L5374N SN74L574AN

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
U89 U94 U95 U97 U98	1820-1997 1820-1112 1820-1112 1820-1112 1820-1144	7 8 8 8 6		IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC FF TTL LS D-TYPE POS-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG IC GATE TTL LS NOR QUAD 2-INP	01295 01295 01295 01295 01295	SN74LS374N SN74LS74AN SN74LS74AN SN74LS74AN SN74LS74AN SN74LS02N
U121 U210 U212 U213 U217	1826-0139 1820-2416 1820-0693 1820-0693 1820-0509	9 7 8 8 5	1	IC OP AMP CP DUAL 8-DIP-P PKG IC SHF-RGTR NMOS SERIAL-IN SERIAL-OUT IC FF TTL S D-TYPE POS-EDGE-TRIG IC FF TTL S D-TYPE POS-EDGE-TRIG IC DRVR DTL LINE DRVR QUAD	3L585 27014 01295 01295 04713	CA1 458G HM5035P SN74S74N SN74S74N HC1 488L
U310 U311 U313 U314 U317	1820-1677 1820-1677 1820-0693 1820-0629 1820-1112	0 8 0 8	2	IC FF TTL S D-TYPE OCTL IC FF TTL S D-TYPE OCTL IC FF TTL S D-TYPE POS-EDGE-TRIG IC FF TTL S J-K NEG-EDGE-TRIG IC FF TTL S J-K NEG-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG	01295 01295 81295 01295 01295	SN74S374N SN74S374N SN74S74N SN74S112N SN74S112N SN74LS74AN
U412 U413 U414 U418 U512	1820-1997 1820-2024 1820-2075 1820-0990 1820-1997	7 3 4 8 7	4	IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN IC DRVR TTL LS LINE DRVR OCTL IC MISC TTL LS IC RCVR DTL NAND LINE QUAD IC FF TTL LS D-TYPE POS-EDGE-TRIG PRL-IN	01295 01295 01295 01295 01295	SN74LS374N SN74LS244N SN74LS245N SN751B9AJ SN74LS374N
บ513 นธ15 บ516 บ517 บ518	1820-1453 1820-1730 1813-0153 1820-1730 1820-0509	0 6 0 6 5	1	IC CNTR TTL S BIN SYNCHRO POS-EDGE-TRIG IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC OSC HYBRID DUAL IC FF TTL LS D-TYPE POS-EDGE-TRIG COM IC DRVR DTL LINE DRVR QUAD	01295 01295 34344 01295 04713	SN745163N SN74L3273N K1135B SN74L3273N MC148BL
U613 U615 U616 U617 U618	1820-1450 1820-2024 1820-1989 1820-1074 1820-0509	7 3 7 1 5	1 1 1	IC BFR TTL S NAND QUAD 2-INP IC DRVR TTL LS LINE DRVR OCTL IC CNTR TTL LS BIN DUAL 4-BIT IC DRVR TTL NOR QUAD 2-INP IC DRVR DTL LINE DRVR QUAD	01295 01295 07263 01295 04713	SN74537N SN74L5244N 74L5393PC SN74128N MC1488L
U710 U711 U712 U713 U714	1820-2372 1820-2024 1820-2102 1818-0708 1820-2298	4 3 8 1 3	1 1 1	IC-VIDEO 8041A IC DRUR TTL LS LINE DRUR OCTL IC LCH TTL LS D-TYPE OCTL IC CMOS 1024 (IK) STAT RAM 650-NS 3-S IC-Z80A CPU	28480 01295 01295 \$0545 28480	1820-2372 SN74L9244N SN74L9373N UPD5101LC 1820-2298
U715 U716 U717 U718 U811	1820-2024 1820-2300 1820-0990 1820-0509 1820-1917	3 8 8 5	1	IC DRVR TTL LS LINE DRVR OCTL IC-Z80A SIO/2 IC RCVR DTL NAND LINE QUAD IC DRVR DTL LINE DRVR QUAD IC BFR TTL LS LINE DRVR OCTL	01295 28480 01295 04713 01295	SN74LS244N 1820-2300 SN75189AJ MC148BL SN74LS240N
U817 U818	1820-0990 1820-0990	8		IC ROVE DTL NAND LINE QUAD IC ROVE DTL NAND LINE QUAD	01295 01295	SN75189AJ SN75189AJ
พ1 พ3 พ6 พ8 พ10	8159-0005 8159-0005 8159-0005 8159-0005 8159-0005	0 0 0 0	6	RESISTOR-ZERO OHMS 22 AWG LEAD DIA RESISTOR-ZERO OHMS 22 AWG LEAD DIA	28480 28480 28480 28480 28480	8159-0005 8159-0005 8159-0005 8159-0005 8159-0005
W13	8159-0005	0		RESISTOR-ZERO OHMS 22 AWG LEAD DIA	28480	8159-0005
XU29 XU37 XU38 XU41 XU42	1200-0639 1200-0639 1200-0639 1200-0607 1200-0607	8 8 0 8	16	SOCKET-IC 20-CONT DIP DIP-SLDR SOCKET-IC 20-CONT DIP DIP-SLDR SOCKET-IC 20-CONT DIP DIP-SLDR SOCKET-IC 16-CONT DIP DIP-SLDR SOCKET-IC 16-CONT DIP DIP-SLDR	28480 28480 28480 28480 28480	1200-0639 1200-0639 1200-0639 1200-0607 1200-0607
XU43 XU44 XU45 XU46 XU47	1200-0607 1200-0607 1200-0607 1200-0607 1200-0607	0 0 0 0		SOCKET-IC 16-CONT DIP DIP-SLDR	28480 28480 28480 28480 28480	1200-0607 1200-0607 1200-0607 1200-0607 1200-0607
XU48 XU51 XU52 XU53 XU54	1200-0607 1200-0607 1200-0607 1200-0607 1200-0607	0 0 0 0		SOCKET-IC 16-CONT DIP DIP-SLDR	28480 28480 28480 28480 28480	1200-0607 1200-0607 1200-0607 1200-0607 1200-0607
XU55 XU56 XU57 XU58 XU78	1200-0607 1200-0607 1200-0607 1200-0607 1200-0654	0 0 0 0 7	5	SOCKET-IC 16-CONT DIP DIP-SLDR SOCKET-IC 16-CONT DIP DIP-SLDR SOCKET-IC 16-CONT DIP DIP-SLDR SOCKET-IC 16-CONT DIP DIP-SLDR SOCKET-IC 40-CONT DIP DIP-SLDR	28480 28480 28480 28480 28480	1200-0607 1200-0607 1200-0607 1200-0607 1200-0607 1200-0654
XU210 XU410 XU411 XU514 XU516	1200-0639 1200-0541 1200-0541 1200-0654 1200-0539	8 1 7 7	9	SOCKET-IC 20-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR SOCKET-IC 40-CONT DIP DIP-SLDR SOCKET-IC 18-CONT DIP DIP-SLDR	28480 28480 28480 28480 28480	1200-0639 1200-0541 1200-0541 1200-0654 1200-0654

Reference Designation	HP Part Number	C D	Qty	Description	Mfr Code	Mfr Part Number
XU710 XU713 XU714 XU716 XU911	1200-0654 1200-0612 1200-0654 1200-0654 1200-0541	7 7 7 7 7	1	SOCKET-IC 40-CONT DIP DIP-SLDR SOCKET-IC 22-CONT DIP DIP-SLDR SOCKET-IC 40-CONT DIP DIP-SLDR SOCKET-IC 40-CONT DIP DIP-SLDR SOCKET-IC 24-CONT DIP DIP-SLDR	28480 28480 28480 28480 28480	1200-0654 1200-0612 1200-0654 1200-0654 1200-0541
XU912 XU913 XU914 XU915 XU916	1200-0541 1200-0541 1200-0541 1200-0541 1200-0541	1 1 1 1		SOCKET-IC 24-CONT DIP DIP-SLDR	28480 28480 28480 28480 28480	1200-0541 1200-0541 1200-0541 1200-0541 1200-0541
XU917	1200-0541	1		SOCKET-IC 24-CONT DIP DIP-SLDR	28480	1200-0541
Y1	0410-1224	3	1	CRYSTAL- 25,7715 MHZ	28490	0410-1224
	0360-0124 1200-0546 1390-0104 1390-0281	3 6 3 7	4 1 4 4	CONNECTOR-SGL CONT PIN .04-IN-BSC-SZ RND SOCKET-XTAL 2-CONT HC-25/U DIP-SLDR FASTENER-SNAP-IN GROM PANEL THKNS FASTENER-SNAP-IN PLGR PANEL THKNS	28480 28480 28480 28480	0360-0124 1200-0546 1390-0104 1390-0281

2620	MANUFACTURERS CODE LIST	AS OF 11/17/81	PAGE 2
MFR			ZIP
NO.	MANUFACTURER NAME	ADDRESS	Bado
80545	NIPPON ELECTRIC CO	TOKYO JP	
01121	ALLEN-BRADLEY CO	MILWAUKEE WI	53204
01295	TEXAS INSTR INC SEMICOND CMPNT DIV	DALLAS TX	75222
03508	GE CO SEMICONDUCTOR PROD DEPT	AUBURN NY	13201
04713	MOTOROLA SEMICONDUCTOR PRODUCTS	PHOENIX AZ	85008
07263	FAIRCHILD SEMICONDUCTOR DIV	MOUNTAIN VIEW CA	94042
11961	SEMICON INC	BURLINGTON MA	01803
16299	CORNING GLASS WKS COMPONENT DIV	RALEIGH NC	27604
24546	CORNING GLASS WORKS (ERADFORD)	BRADFORD PA	16701
27014	NATIONAL SEMICONDUCTOR CORP	SANTA CLARA CA	95051
28480	HEWLETT-PACKARD CO CORPORATE HQ	PALO ALTO CA	94304
31585	RCA CORP SOLID STATE DIV	SOMERVILLE NJ	
34344	MOTOROLA INC	FRANKLIN PARK IL	60131

		•